Sciweavers

7109 search results - page 1072 / 1422
» Process Algebra with Combinators
Sort
View
IPPS
2008
IEEE
16 years 1 months ago
Reducing wasted resources to help achieve green data centers
In this paper we introduce a new approach to the consolidation strategy of a data center that allows an important reduction in the amount of active nodes required to process a het...
Jordi Torres, David Carrera, Kevin Hogan, Ricard G...
ISCA
2008
IEEE
89views Hardware» more  ISCA 2008»
16 years 1 months ago
Variation-Aware Application Scheduling and Power Management for Chip Multiprocessors
Within-die process variation causes individual cores in a Chip Multiprocessor (CMP) to differ substantially in both static power consumed and maximum frequency supported. In this ...
Radu Teodorescu, Josep Torrellas
ISCAS
2008
IEEE
112views Hardware» more  ISCAS 2008»
16 years 1 months ago
Glitch-aware output switching activity from word-level statistics
— This paper presents models for estimating the transition activity of signals at the output of adders in Field Programmable Gate Arrays (FPGAs), given only word-level measures o...
Jonathan A. Clarke, George A. Constantinides, Pete...
ISQED
2008
IEEE
154views Hardware» more  ISQED 2008»
16 years 1 months ago
Error Protected Data Bus Inversion Using Standard DRAM Components
Off-chip communication consumes a significant part of main memory system power. Existing solutions imply the use of specialized memories or assume error free environments. This i...
Maurizio Skerlj, Paolo Ienne
LCN
2008
IEEE
16 years 1 months ago
DiCAP: Distributed Packet Capturing architecture for high-speed network links
— IP traffic measurements form the basis of several network management tasks, such as accounting, planning, intrusion detection, and charging. High-speed network links challenge ...
Cristian Morariu, Burkhard Stiller
« Prev « First page 1072 / 1422 Last » Next »