492 search results - page 32 / 99 » Predictable performance in SMT processors |
151
Voted
EUROPAR
1997
Springer
15 years 10 months ago
1997
Springer
The large latency of memory accesses is a major obstacle in obtaining high processor utilization in large scale shared-memory multiprocessors. Access to remote memory is likely to ...
172
Voted
TCAD
2010
15 years 20 days ago
2010
- This paper presents a supervised learning based power management framework for a multi-processor system, where a power manager (PM) learns to predict the system performance state...
154
click to vote
ECRTS
2005
IEEE
15 years 11 months ago
2005
IEEE
Branch prediction mechanisms are becoming commonplace within current generation processors. Dynamic branch predictors, albeit able to predict branches quite accurately in average,...
154
Voted
IEEEPACT
2002
IEEE
15 years 11 months ago
2002
IEEE
Memory dependence prediction allows out-of-order issue processors to achieve high degrees of instruction level parallelism by issuing load instructions at the earliest time withou...
155
Voted
IPPS
2003
IEEE
15 years 11 months ago
2003
IEEE
Concurrent multithreaded architectures exploit both instruction-level and thread-level parallelism through a combination of branch prediction and thread-level control speculation. ...