Sciweavers

390 search results - page 28 / 78
» Power system on a chip (PSoC)
Sort
View
ISLPED
2007
ACM
99views Hardware» more  ISLPED 2007»
15 years 7 months ago
Thermal-aware task scheduling at the system software level
Power-related issues have become important considerations in current generation microprocessor design. One of these issues is that of elevated on-chip temperatures. This has an ad...
Jeonghwan Choi, Chen-Yong Cher, Hubertus Franke, H...
ICRA
2000
IEEE
106views Robotics» more  ICRA 2000»
15 years 10 months ago
Toward Biomorphic Control Using Custom aVLSI CPG Chips
The locomotor controller for walking, running, swimming, and flying animals is based on a Central Pattern Generator (CPG). Models of CPGs as systems of coupled non-linear oscillato...
M. Anthony Lewis, Ralph Etienne-Cummings, Avis H. ...
SBCCI
2003
ACM
96views VLSI» more  SBCCI 2003»
15 years 11 months ago
SoCIN: A Parametric and Scalable Network-on-Chip
Networks-on-Chip (NoCs) interconnection architectures to be used in future billion-transistor Systems-on-Chip (SoCs) meet the major communication requirements of these systems, of...
Cesar Albenes Zeferino, Altamiro Amadeu Susin
ISCAS
2005
IEEE
136views Hardware» more  ISCAS 2005»
15 years 11 months ago
A low-power visual horizon estimation chip
—Recent successes in micro-aerial vehicles (< 15cm length, wingspan, height), have highlighted the lack of real-time sensors for flight control. In this paper we describe a lo...
Timothy K. Horiuchi
150
Voted
HIPEAC
2009
Springer
16 years 26 days ago
Adapting Application Mapping to Systematic Within-Die Process Variations on Chip Multiprocessors
Process variations, which lead to timing and power variations across identically-designed components, have been identified as one of the key future design challenges by the semico...
Yang Ding, Mahmut T. Kandemir, Mary Jane Irwin, Pa...