Sciweavers

228 search results - page 13 / 46
» Power management in external memory using PA-CDRAM
Sort
View
HIPC
2007
Springer
16 years 3 days ago
Self-optimization of Performance-per-Watt for Interleaved Memory Systems
- With the increased complexity of platforms coupled with data centers’ servers sprawl, power consumption is reaching unsustainable limits. Memory is an important target for plat...
Bithika Khargharia, Salim Hariri, Mazin S. Yousif
DAC
2006
ACM
16 years 7 months ago
Multiprocessor system-on-chip data reuse analysis for exploring customized memory hierarchies
The increasing use of Multiprocessor Systems-on-Chip (MPSoCs) for high performance demands of embedded applications results in high power dissipation. The memory subsystem is a la...
Ilya Issenin, Erik Brockmeyer, Bart Durinck, Nikil...
MICRO
2005
IEEE
113views Hardware» more  MICRO 2005»
15 years 11 months ago
Thermal Management of On-Chip Caches Through Power Density Minimization
Various architectural power reduction techniques have been proposed for on-chip caches in the last decade. In this paper, we first show that these power reduction techniques can b...
Ja Chun Ku, Serkan Ozdemir, Gokhan Memik, Yehea I....
CIKM
2006
Springer
15 years 9 months ago
A data stream language and system designed for power and extensibility
By providing an integrated and optimized support for user-defined aggregates (UDAs), data stream management systems (DSMS) can achieve superior power and generality while preservi...
Yijian Bai, Hetal Thakkar, Haixun Wang, Chang Luo,...
IPPS
2003
IEEE
15 years 11 months ago
A Novel Design Technology for Next Generation Ubiquitous Computing Architecture
Modern applications for mobile computing require high performance architectures. On the other hand, there are restrictions such as storage or power consumption. The use of reconď¬...
Carsten Nitsch, Camillo Lara, Udo Kebschull