Sciweavers

2433 search results - page 322 / 487
» Power laws in software
Sort
View
VLSID
2002
IEEE
172views VLSI» more  VLSID 2002»
16 years 6 months ago
Improvement of ASIC Design Processes
With device counts on modern-day ASICs crossing the 10 million mark, careful planning of an ASIC design project is necessary to meet time deadlines. Two problems arise in this con...
Vineet Sahula, C. P. Ravikumar, D. Nagchoudhuri
POPL
2006
ACM
16 years 6 months ago
Formal certification of a compiler back-end or: programming a compiler with a proof assistant
This paper reports on the development and formal certification (proof of semantic preservation) of a compiler from Cminor (a Clike imperative language) to PowerPC assembly code, u...
Xavier Leroy
ICSE
2007
IEEE-ACM
16 years 6 months ago
Sequential Circuits for Relational Analysis
The Alloy tool-set has been gaining popularity as an alternative to traditional manual testing and checking for design correctness. Alloy uses a first-order relational logic for m...
Fadi A. Zaraket, Adnan Aziz, Sarfraz Khurshid
EUROSYS
2008
ACM
16 years 3 months ago
30 seconds is not enough!: a study of operating system timer usage
The basic system timer facilities used by applications and OS kernels for scheduling timeouts and periodic activities have remained largely unchanged for decades, while hardware a...
Simon Peter, Andrew Baumann, Timothy Roscoe, Paul ...
EUROSYS
2008
ACM
16 years 3 months ago
Task activity vectors: a new metric for temperature-aware scheduling
Non-uniform utilization of functional units in combination with hardware mechanisms such as clock gating leads to different power consumptions in different parts of a processor ch...
Andreas Merkel, Frank Bellosa