Sciweavers

734 search results - page 9 / 147
» Power balanced pipelines
Sort
View
VLSID
2006
IEEE
140views VLSI» more  VLSID 2006»
16 years 6 months ago
Low Power Multilevel Interconnect Networks Using Wave-Pipelined Multiplexed (WPM) Routing
A low power multilevel interconnect architecture that uses wave-pipelined multiplexed (WPM) interconnect routing is proposed in this paper. WPM takes advantage of existing interco...
Ajay Joshi, Vinita V. Deodhar, Jeffrey A. Davis
GLOBECOM
2008
IEEE
16 years 12 days ago
Multi-Way Pipelining for Power-Efficient IP Lookup
Weirong Jiang, Viktor K. Prasanna
SLIP
2004
ACM
15 years 11 months ago
A low power approach to system level pipelined interconnect design
Vikas Chandra, Anthony Xu, Herman Schmit
ISLPED
1996
ACM
143views Hardware» more  ISLPED 1996»
15 years 10 months ago
Stage-skip pipeline: a low power processor architecture using a decoded instruction buffer
Mitsuru Hiraki, Raminder Singh Bajwa, Hirotsugu Ko...