Sciweavers

1238 search results - page 202 / 248
» Power Efficient Processor Architecture and The Cell Processo...
Sort
View
GLOBECOM
2007
IEEE
16 years 15 days ago
AMBER Sched: An Analytical Model Based Resource Scheduler for Programmable Routers
—The growth of the Internet in the last years has been pushed by increasing requirements in terms of capacity, security and reliability. Moreover, improvements in multimedia appl...
Domenico Ficara, Stefano Giordano, Michele Pagano,...
ISCA
2007
IEEE
143views Hardware» more  ISCA 2007»
16 years 14 days ago
Interconnect design considerations for large NUCA caches
The ever increasing sizes of on-chip caches and the growing domination of wire delay necessitate significant changes to cache hierarchy design methodologies. Many recent proposal...
Naveen Muralimanohar, Rajeev Balasubramonian
EGH
2010
Springer
15 years 4 months ago
AnySL: efficient and portable shading for ray tracing
While a number of different shading languages have been developed, their efficient integration into an existing renderer is notoriously difficult, often boiling down to implementi...
Ralf Karrenberg, Dmitri Rubinstein, Philipp Slusal...
IISWC
2009
IEEE
16 years 25 days ago
SD-VBS: The San Diego Vision Benchmark Suite
—In the era of multi-core, computer vision has emerged as an exciting application area which promises to continue to drive the demand for both more powerful and more energy effi...
Sravanthi Kota Venkata, Ikkjin Ahn, Donghwan Jeon,...
KDD
2008
ACM
186views Data Mining» more  KDD 2008»
16 years 6 months ago
Cut-and-stitch: efficient parallel learning of linear dynamical systems on smps
Multi-core processors with ever increasing number of cores per chip are becoming prevalent in modern parallel computing. Our goal is to make use of the multi-core as well as multi...
Lei Li, Wenjie Fu, Fan Guo, Todd C. Mowry, Christo...