Sciweavers

1238 search results - page 193 / 248
» Power Efficient Processor Architecture and The Cell Processo...
Sort
View
EUROPAR
2009
Springer
15 years 10 months ago
StarPU: A Unified Platform for Task Scheduling on Heterogeneous Multicore Architectures
Abstract. In the field of HPC, the current hardware trend is to design multiprocessor architectures that feature heterogeneous technologies such as specialized coprocessors (e.g., ...
Cédric Augonnet, Samuel Thibault, Raymond N...
ISCA
2010
IEEE
176views Hardware» more  ISCA 2010»
15 years 10 months ago
Forwardflow: a scalable core for power-constrained CMPs
Chip Multiprocessors (CMPs) are now commodity hardware, but commoditization of parallel software remains elusive. In the near term, the current trend of increased coreper-socket c...
Dan Gibson, David A. Wood
DAC
2008
ACM
16 years 7 months ago
Predictive dynamic thermal management for multicore systems
Recently, processor power density has been increasing at an alarming rate resulting in high on-chip temperature. Higher temperature increases current leakage and causes poor relia...
Inchoon Yeo, Chih Chun Liu, Eun Jung Kim
SEUS
2009
IEEE
16 years 28 days ago
Towards Time-Predictable Data Caches for Chip-Multiprocessors
Future embedded systems are expected to use chip-multiprocessors to provide the execution power for increasingly demanding applications. Multiprocessors increase the pressure on th...
Martin Schoeberl, Wolfgang Puffitsch, Benedikt Hub...
SECURWARE
2008
IEEE
16 years 17 days ago
Enhancing Trusted Platform Modules with Hardware-Based Virtualization Techniques
—We present the design of a trusted platform module (TPM) that supports hardware-based virtualization techniques. Our approach enables multiple virtual machines to use the comple...
Frederic Stumpf, Claudia Eckert