Sciweavers

1238 search results - page 188 / 248
» Power Efficient Processor Architecture and The Cell Processo...
Sort
View
DAGSTUHL
2006
15 years 7 months ago
SANA - Security Analysis in Internet Traffic through Artificial Immune Systems
The Attacks done by Viruses, Worms, Hackers, etc. are a Network Security-Problem in many Organisations. Current Intrusion Detection Systems have significant Disadvantages, e.g. the...
Michael Hilker, Christoph Schommer
MICRO
2009
IEEE
178views Hardware» more  MICRO 2009»
16 years 27 days ago
Improving cache lifetime reliability at ultra-low voltages
Voltage scaling is one of the most effective mechanisms to reduce microprocessor power consumption. However, the increased severity of manufacturing-induced parameter variations a...
Zeshan Chishti, Alaa R. Alameldeen, Chris Wilkerso...
BSDCON
2003
15 years 7 months ago
ULE: A Modern Scheduler for FreeBSD
The existing thread scheduler in FreeBSD was well suited towards the computing environment that it was developed in. As the priorities and hardware targets of the project have cha...
Jeff Roberson
ISCA
2003
IEEE
157views Hardware» more  ISCA 2003»
15 years 11 months ago
Pipeline Damping: A Microarchitectural Technique to Reduce Inductive Noise in Supply Voltage
Scaling of CMOS technology causes the power supply voltages to fall and supply currents to rise at the same time as operating speeds are increasing. Falling supply voltages cause ...
Michael D. Powell, T. N. Vijaykumar
SECON
2007
IEEE
16 years 16 days ago
A SoC-based Sensor Node: Evaluation of RETOS-enabled CC2430
—Recent progress in Wireless Sensor Networks technology has enabled many complicated real-world applications. Some of the applications demand a non-trivial amount of computation;...
Sukwon Choi, Hojung Cha, SungChil Cho