Sciweavers

1238 search results - page 185 / 248
» Power Efficient Processor Architecture and The Cell Processo...
Sort
View
ICCAD
2005
IEEE
131views Hardware» more  ICCAD 2005»
16 years 3 months ago
Code restructuring for improving cache performance of MPSoCs
— One of the critical goals in code optimization for MPSoC architectures is to minimize the number of off-chip memory accesses. This is because such accesses can be extremely cos...
Guilin Chen, Mahmut T. Kandemir
RTCSA
2009
IEEE
16 years 1 months ago
Towards Hardware Support for Common Sensor Processing Tasks
—Sensor processing is a common task within many embedded system domains, such as in control systems, the sensor feedback is used for actuator control. In this paper we have surve...
Adwait Gupte, Phillip Jones
SC
2005
ACM
15 years 12 months ago
ClawHMMER: A Streaming HMMer-Search Implementation
The proliferation of biological sequence data has motivated the need for an extremely fast probabilistic sequence search. One method for performing this search involves evaluating...
Daniel Reiter Horn, Mike Houston, Pat Hanrahan
SPAA
2005
ACM
15 years 12 months ago
Parallelizing time with polynomial circuits
We study the problem of asymptotically reducing the runtime of serial computations with circuits of polynomial size. We give an algorithmic size-depth tradeoff for parallelizing ...
Ryan Williams
DATE
2010
IEEE
165views Hardware» more  DATE 2010»
15 years 11 months ago
Multicore soft error rate stabilization using adaptive dual modular redundancy
— The use of dynamic voltage and frequency scaling (DVFS) in contemporary multicores provides significant protection from unpredictable thermal events. A side effect of DVFS can ...
Ramakrishna Vadlamani, Jia Zhao, Wayne P. Burleson...