Sciweavers

1238 search results - page 179 / 248
» Power Efficient Processor Architecture and The Cell Processo...
Sort
View
DSD
2006
IEEE
135views Hardware» more  DSD 2006»
15 years 10 months ago
Hardware-Software Codesign of a Vector Co-processor for Public Key Cryptography
Until now, most cryptography implementations on parallel architectures have focused on adapting the software to SIMD architectures initially meant for media applications. In this ...
Jacques J. A. Fournier, Simon W. Moore
BIBE
2007
IEEE
208views Bioinformatics» more  BIBE 2007»
15 years 10 months ago
The GPU on biomedical image processing for color and phenotype analysis
The computational power and memory bandwidth of graphics processing units (GPUs) have turned them into attractive platforms for general-purpose applications. In this paper, we expl...
Antonio Ruiz, Manuel Ujaldon, Jose Antonio Andrade...
ISCA
2003
IEEE
124views Hardware» more  ISCA 2003»
15 years 11 months ago
Banked Multiported Register Files for High-Frequency Superscalar Microprocessors
Multiported register files are a critical component of high-performance superscalar microprocessors. Conventional multiported structures can consume significant power and die ar...
Jessica H. Tseng, Krste Asanovic
IPPS
2002
IEEE
15 years 11 months ago
Massively Parallel Solutions for Molecular Sequence Analysis
In this paper we present new approaches to high performance protein database scanning on two novel massively parallel architectures to gain supercomputer power at low cost. The ...
Bertil Schmidt, Heiko Schröder, Manfred Schim...
CASES
2008
ACM
15 years 8 months ago
StageNetSlice: a reconfigurable microarchitecture building block for resilient CMP systems
Although CMOS feature size scaling has been the source of dramatic performance gains, it has lead to mounting reliability concerns due to increasing power densities and on-chip te...
Shantanu Gupta, Shuguang Feng, Amin Ansari, Jason ...