1238 search results - page 178 / 248 » Power Efficient Processor Architecture and The Cell Processo... |
157
click to vote
DAC
2005
ACM
16 years 7 months ago
2005
ACM
Current Application Specific Instruction set Processor (ASIP) design methodologies are mostly based on iterative architecture exploration that uses Architecture Description Langua...
163
click to vote
ISCAS
2008
IEEE
16 years 23 days ago
2008
IEEE
—In this paper, a novel VLSI iterative divider architecture for fast quotient generation that is based on radix-2 non-restoring division is proposed. To speed up the quotient gen...
192
click to vote
ISCAPDCS
2007
15 years 7 months ago
2007
— Next generation multimedia mobile phones that use the high bandwidth 3G cellular radio network consume more power. Multimedia algorithms such as speech, video transcodecs have ...
167
click to vote
ISCC
2005
IEEE
15 years 12 months ago
2005
IEEE
—A framework for designing a family of novel fast CRC generation algorithms is presented. Our algorithms can ideally read arbitrarily large amounts of data at a time, while optim...
178
click to vote
DAC
2005
ACM
15 years 8 months ago
2005
ACM
This paper focuses on designing network processing software for embedded processors. Our design flow CRACC represents an efficient path to implementation based on a modular applic...