1238 search results - page 177 / 248 » Power Efficient Processor Architecture and The Cell Processo... |
179
click to vote
ERSA
2006
15 years 7 months ago
2006
MIMO systems have attracted great attentions because of their huge capacity. The hardware implementation of MIMO decoder becomes a challenging task as the complexity of the MIMO sy...
164
click to vote
JMLR
2006
15 years 6 months ago
2006
An essential step in designing a new computer architecture is the careful examination of different design options. It is critical that computer architects have efficient means by ...
152
click to vote
MICRO
1999
IEEE
15 years 10 months ago
1999
IEEE
The speculative multithreading paradigm (speculative threadlevel parallelism) is based on the concurrent execution of control-speculative threads. The efficiency of microarchitect...
177
click to vote
HPCA
1997
IEEE
15 years 10 months ago
1997
IEEE
Many parallel systems offer a simple view of memory: all storage cells are addresseduniformly. Despite a uniform view of the memory, the machines differsignificantly in theirmemo...
180
click to vote
DAC
2003
ACM
16 years 7 months ago
2003
ACM
Power dissipation is becoming the most challenging design constraint in nanometer technologies. Among various design implementation schemes, standard cell ASICs offer the best pow...