Sciweavers

1238 search results - page 169 / 248
» Power Efficient Processor Architecture and The Cell Processo...
Sort
View
SC
2009
ACM
16 years 1 months ago
Enabling high-fidelity neutron transport simulations on petascale architectures
The UNIC code is being developed as part of the DOE’s Nuclear Energy Advanced Modeling and Simulation (NEAMS) program. UNIC is an unstructured, deterministic neutron transport c...
Dinesh K. Kaushik, Micheal Smith, Allan Wollaber, ...
ICPP
2008
IEEE
16 years 25 days ago
Optimizing Issue Queue Reliability to Soft Errors on Simultaneous Multithreaded Architectures
The issue queue (IQ) is a key microarchitecture structure for exploiting instruction-level and thread-level parallelism in dynamically scheduled simultaneous multithreaded (SMT) p...
Xin Fu, Wangyuan Zhang, Tao Li, José A. B. ...
NOCS
2009
IEEE
16 years 1 months ago
A GALS many-core heterogeneous DSP platform with source-synchronous on-chip interconnection network
This paper presents a many-core heterogeneous computational platform that employs a GALS compatible circuit-switched on-chip network. The platform targets streaming DSP and embedd...
Anh T. Tran, Dean Truong, Bevan M. Baas
CODES
2000
IEEE
15 years 10 months ago
Performance estimation for embedded systems with data and control dependencies
In this paper we present an approach to performance estimation for hard real-time systems. We consider architectures consisting of multiple processors. The scheduling policy is ba...
Paul Pop, Petru Eles, Zebo Peng
IMCSIT
2010
15 years 3 months ago
Solving a Kind of BVP for ODEs on heterogeneous CPU + CUDA-enabled GPU Systems
The aim of this paper is to show that a special kind of boundary value problem for second-order ordinary differential equations which reduces to the problem of solving a tridiagona...
Przemyslaw Stpiczynski, Joanna Potiopa