1238 search results - page 155 / 248 » Power Efficient Processor Architecture and The Cell Processo... |
138
click to vote
SAMOS
2005
Springer
15 years 12 months ago
2005
Springer
Abstract. Systems-on-Chip (SoCs) may be built upon general purpose CPUs or application-specific instruction-set processors (ASIPs). On the one hand, ASIPs allow a tradeoff betwee...
163
click to vote
WCET
2010
15 years 4 months ago
2010
To meet performance requirements as well as constraints on cost and power consumption, future embedded systems will be designed with multi-core processors. However, the question o...
217
click to vote
ESTIMEDIA
2009
Springer
16 years 29 days ago
2009
Springer
—Real-time encoding of high-definition H.264 video is a challenge to current embedded programmable processors. Emerging stream processing methods supported by most GPUs and progr...
161
click to vote
SAC
2008
ACM
15 years 5 months ago
2008
ACM
This paper proposes an address compression technique for load/store queue (LSQ) to improve the scalability and power efficiency. A load/store queue (LSQ) typically needs a fullyas...
179
click to vote
ANCS
2007
ACM
15 years 10 months ago
2007
ACM
Programming specialized network processors (NPU) is inherently difficult. Unlike mainstream processors where architectural features such as out-of-order execution and caches hide ...