1238 search results - page 154 / 248 » Power Efficient Processor Architecture and The Cell Processo... |
285
click to vote
ASPDAC
2012
ACM
14 years 2 months ago
2012
ACM
— The Dark Silicon Age kicked off with the transition to multicore and will be characterized by a wild chase for seemingly ever-more insane architectural designs. At the heart o...
184
click to vote
SAMOS
2004
Springer
15 years 11 months ago
2004
Springer
In recent years, power consumption has become a critical concern for many VLSI systems. Whereas several case studies demonstrate that technology-, layout-, and gate-level technique...
211
click to vote
SBCCI
2009
ACM
16 years 28 days ago
2009
ACM
We present an application-driven customization methodology for energy-efficient inter-core communication in embedded multiprocessors. The methodology leverages configurable cach...
163
click to vote
ECRTS
2005
IEEE
16 years 1 days ago
2005
IEEE
Branch prediction mechanisms are becoming commonplace within current generation processors. Dynamic branch predictors, albeit able to predict branches quite accurately in average,...
178
click to vote
ICS
2005
Tsinghua U.
15 years 12 months ago
2005
Tsinghua U.
We propose an organization for the on-chip memory system of a chip multiprocessor, in which 16 processors share a 16MB pool of 256 L2 cache banks. The L2 cache is organized as a n...