1238 search results - page 140 / 248 » Power Efficient Processor Architecture and The Cell Processo... |
183
click to vote
ISCA
2006
IEEE
16 years 13 days ago
2006
IEEE
Improvements in semiconductor technology have made it possible to include multiple processor cores on a single die. Chip Multi-Processors (CMP) are an attractive choice for future...
147
click to vote
SC
2004
ACM
15 years 12 months ago
2004
ACM
The Merrimac supercomputer uses stream processors and a highradix network to achieve high performance at low cost and low power. The stream architecture matches the capabilities o...
189
click to vote
DAC
2011
ACM
14 years 6 months ago
2011
ACM
We study the problem on how to maximize the throughput for a periodic real-time system under the given peak temperature constraint. We assume that different tasks in our system ma...
160
click to vote
IISWC
2008
IEEE
16 years 25 days ago
2008
IEEE
Heterogeneous multi-core processors are attractive for power efficient computing because of their ability to meet varied resource requirements of diverse applications in a workloa...
328
click to vote
GLVLSI
2011
IEEE
14 years 10 months ago
2011
IEEE
This paper proposes a novel L1 data cache design with dualversioning SRAM cells (dvSRAM) for chip multi-processors (CMP) that implement optimistic concurrency proposals. In this n...