Sciweavers

2749 search results - page 205 / 550
» Physical Design of the
Sort
View
SIGMETRICS
2004
ACM
135views Hardware» more  SIGMETRICS 2004»
16 years 9 hour ago
Multi-dimensional storage virtualization
Most state-of-the-art commercial storage virtualization systems focus only on one particular storage attribute, capacity. This paper describes the design, implementation and evalu...
Lan Huang, Gang Peng, Tzi-cker Chiueh
HPDC
2012
IEEE
13 years 9 months ago
Dynamic adaptive virtual core mapping to improve power, energy, and performance in multi-socket multicores
Consider a multithreaded parallel application running inside a multicore virtual machine context that is itself hosted on a multi-socket multicore physical machine. How should the...
Chang Bae, Lei Xia, Peter A. Dinda, John R. Lange
AIMS
2007
Springer
16 years 23 days ago
IBGP Confederation Provisioning
This paper proposes an optimization method for the design of large scale confederation based BGP networks. We propose a graph based model and an associated metric to evaluate the r...
Mohamed Nassar, Radu State, Olivier Festor
ISQED
2005
IEEE
98views Hardware» more  ISQED 2005»
16 years 5 days ago
Wire Planning with Bounded Over-the-Block Wires
Hierarchical approach greatly facilitates large-scale chip design by hiding distracting details in low-level objects. However, the lowlevel designs have to have a global view of h...
Hua Xiang, I-Min Liu, Martin D. F. Wong
ISLPED
2010
ACM
193views Hardware» more  ISLPED 2010»
15 years 6 months ago
PASAP: power aware structured ASIC placement
Structured ASICs provide an exciting middle ground between FPGA and ASIC design methodologies. Compared to ASIC, structured ASIC based designs require lower non recurring engineer...
Ashutosh Chakraborty, David Z. Pan