3415 search results - page 203 / 683 » Physical Design Refinement: The |
151
click to vote
ICCAD
2001
IEEE
16 years 3 months ago
2001
IEEE
This paper presents the sizing rules method for analog CMOS circuit design that consists of: first, the development of a hierarchical library of transistor pair groups as basic b...
121
click to vote
MHCI
2009
Springer
16 years 1 months ago
2009
Springer
This paper charts the distinctive challenges of designing mobile experiences for cyclists and presents two studies of mobile cyclebased experiences: one a heritage tour; the other...
186
click to vote
GLVLSI
2008
IEEE
16 years 1 months ago
2008
IEEE
Novel nano-scale devices have shown promising potential to overcome physical barriers faced by complementary metaloxide semiconductor (CMOS) technology in future circuit design. H...
172
click to vote
NOCS
2007
IEEE
16 years 26 days ago
2007
IEEE
As embedded computing evolves towards ever more powerful architectures, the challenge of properly interconnecting large numbers of on-chip computation blocks is becoming prominent...
145
click to vote
ASPDAC
2006
ACM
16 years 16 days ago
2006
ACM
- Although the emerging three-dimensional integration technology can significantly reduce interconnect delay, chip area, and power dissipation in nanometer technologies, its impact...