Sciweavers

2681 search results - page 91 / 537
» Performance results of running parallel applications on the ...
Sort
View
ISPA
2007
Springer
16 years 15 days ago
Parallelization Strategies for the Points of Interests Algorithm on the Cell Processor
The Cell processor is a typical example of a heterogeneous multiprocessor-on-chip architecture that uses several levels of parallelism to deliver high performance. Closing the gap ...
Tarik Saidani, Lionel Lacassagne, Samir Bouaziz, T...
CONCURRENCY
1998
139views more  CONCURRENCY 1998»
15 years 6 months ago
Applications experience in Jade
This paper presents our experience developing applications in Jade, a portable, implicitly parallel programming language designed for exploiting task-level concurrency. Jade progr...
Martin C. Rinard
MICRO
2012
IEEE
231views Hardware» more  MICRO 2012»
13 years 8 months ago
What is Happening to Power, Performance, and Software?
The past 10 years have delivered two significant revolutions. (1) Microprocessor design has been transformed by the limits of chip power, wire latency, and Dennard scaling—leadi...
Hadi Esmaeilzadeh, Ting Cao, Xi Yang, Stephen Blac...
IPPS
2003
IEEE
15 years 11 months ago
A Framework for Collective Personalized Communication
This paper explores collective personalized communication. For example, in all-to-all personalized communication (AAPC), each processor sends a distinct message to every other pro...
Laxmikant V. Kalé, Sameer Kumar, Krishnan V...
JEA
1998
133views more  JEA 1998»
15 years 6 months ago
A New Deterministic Parallel Sorting Algorithm with an Experimental Evaluation
We introduce a new deterministic parallel sorting algorithm based on the regular sampling approach. The algorithm uses only two rounds of regular all-to-all personalized communica...
David R. Helman, Joseph JáJá, David ...