Sciweavers

5281 search results - page 894 / 1057
» Performance evaluation of software architectures
Sort
View
DATE
2010
IEEE
165views Hardware» more  DATE 2010»
15 years 11 months ago
Multicore soft error rate stabilization using adaptive dual modular redundancy
— The use of dynamic voltage and frequency scaling (DVFS) in contemporary multicores provides significant protection from unpredictable thermal events. A side effect of DVFS can ...
Ramakrishna Vadlamani, Jia Zhao, Wayne P. Burleson...
ICDCS
2002
IEEE
15 years 11 months ago
Accelerating Internet Streaming Media Delivery using Network-Aware Partial Caching
Internet streaming applications are affected by adverse network conditions such as high packet loss rates and long delays. This paper aims at mitigating such effects by leveraging...
Shudong Jin, Azer Bestavros, Arun Iyengar
ICECCS
2002
IEEE
93views Hardware» more  ICECCS 2002»
15 years 11 months ago
Mnemosyne: Designing and Implementing Network Short-Term Memory
Network traffic logs play an important role in incident analysis. With the increasing throughput of network links, maintaining a complete log of all network activity has become a...
Giovanni Vigna, Andrew Mitchel
INFOCOM
2002
IEEE
15 years 11 months ago
Efficient Distributed Path Selection for Shared Restoration Connections
—In MPLS/GMPLS networks, a range of restoration schemes will be required to support different tradeoffs between service interruption time and network resource utilization. In lig...
Guangzhi Li, Dongmei Wang, Charles R. Kalmanek, Ro...
ISCA
2002
IEEE
108views Hardware» more  ISCA 2002»
15 years 11 months ago
The Optimal Logic Depth Per Pipeline Stage is 6 to 8 FO4 Inverter Delays
Microprocessor clock frequency has improved by nearly 40% annually over the past decade. This improvement has been provided, in equal measure, by smaller technologies and deeper p...
M. S. Hrishikesh, Doug Burger, Stephen W. Keckler,...