Sciweavers

5281 search results - page 875 / 1057
» Performance evaluation of software architectures
Sort
View
SASP
2008
IEEE
183views Hardware» more  SASP 2008»
16 years 25 days ago
Application Acceleration with the Explicitly Parallel Operations System - the EPOS Processor
Different approaches have been proposed over the years for automatically transforming High-Level-Languages (HLL) descriptions of applications into custom hardware implementations. ...
Alexandros Papakonstantinou, Deming Chen, Wen-mei ...
DAC
2006
ACM
16 years 13 days ago
Signature-based workload estimation for mobile 3D graphics
Until recently, most 3D graphics applications had been regarded as too computationally intensive for devices other than desktop computers and gaming consoles. This notion is rapid...
Bren Mochocki, Kanishka Lahiri, Srihari Cadambi, X...
DSN
2005
IEEE
16 years 2 days ago
ReStore: Symptom Based Soft Error Detection in Microprocessors
Device scaling and large scale integration have led to growing concerns about soft errors in microprocessors. To date, in all but the most demanding applications, implementing par...
Nicholas J. Wang, Sanjay J. Patel
WOWMOM
2005
ACM
129views Multimedia» more  WOWMOM 2005»
16 years 15 hour ago
The Wireless Hierarchical Token Bucket: A Channel Aware Scheduler for 802.11 Networks
The paper proposes an architecture for a scheduling algorithm, to be integrated in IEEE 802.11 Access Points (AP), able to take into account, besides the transport service class r...
Rosario Giuseppe Garroppo, Stefano Giordano, Stefa...
ICS
2004
Tsinghua U.
15 years 12 months ago
EXPERT: expedited simulation exploiting program behavior repetition
Studying program behavior is a central component in architectural designs. In this paper, we study and exploit one aspect of program behavior, the behavior repetition, to expedite...
Wei Liu, Michael C. Huang