Sciweavers

5281 search results - page 817 / 1057
» Performance evaluation of software architectures
Sort
View
HIPEAC
2009
Springer
15 years 9 months ago
Accomodating Diversity in CMPs with Heterogeneous Frequencies
Shrinking process technologies and growing chip sizes have profound effects on process variation. This leads to Chip Multiprocessors (CMPs) where not all cores operate at maximum f...
Major Bhadauria, Vincent M. Weaver, Sally A. McKee
EUROSYS
2011
ACM
14 years 10 months ago
SRM-buffer: an OS buffer management technique to prevent last level cache from thrashing in multicores
Buffer caches in operating systems keep active file blocks in memory to reduce disk accesses. Related studies have been focused on how to minimize buffer misses and the caused pe...
Xiaoning Ding, Kaibo Wang, Xiaodong Zhang
ICSE
2012
IEEE-ACM
13 years 9 months ago
WitchDoctor: IDE support for real-time auto-completion of refactorings
—Integrated Development Environments (IDEs) have come to perform a wide variety of tasks on behalf of the programmer, refactoring being a classic example. These operations have u...
Stephen R. Foster, William G. Griswold, Sorin Lern...
DAC
2004
ACM
16 years 7 months ago
Toward a methodology for manufacturability-driven design rule exploration
Resolution enhancement techniques (RET) such as optical proximity correction (OPC) and phase-shift mask (PSM) technology are deployed in modern processes to increase the fidelity ...
Luigi Capodieci, Puneet Gupta, Andrew B. Kahng, De...
ICC
2007
IEEE
16 years 26 days ago
Using Resource Pools for Pre-Signaled Restoration LSP in ASON Networks
— When considering network restoration, the amount of reserved resources has an important impact on network performance in that it can restrict the acceptance of new connections....
Florence Kolberg, David Harle