Sciweavers

5281 search results - page 724 / 1057
» Performance evaluation of software architectures
Sort
View
SAMOS
2004
Springer
16 years 2 days ago
High-Speed Event-Driven RTL Compiled Simulation
In this paper we present a new approach for generating high-speed optimized event-driven register transfer level (RTL) compiled simulators. The generation of the simulators is part...
Alexey Kupriyanov, Frank Hannig, Jürgen Teich
FPGA
2001
ACM
123views FPGA» more  FPGA 2001»
15 years 11 months ago
Matching and searching analysis for parallel hardware implementation on FPGAs
Matching and searching computations play an important role in the indexing of data. These computations are typically encoded in very tight loops with a single index variable and a...
Pablo Moisset, Pedro C. Diniz, Joonseok Park
INFOCOM
2000
IEEE
15 years 11 months ago
Consideration of Receiver Interest for IP Multicast Delivery
—Large-scale applications are characterized by a large number of dynamic and often interactive group members. The nature of these applications is such that participants are not i...
Brian Neil Levine, Jon Crowcroft, Christophe Diot,...
POS
1998
Springer
15 years 11 months ago
Spatio-temporal Access in Persistent Java
Persistent programming languages are targetted primarily at application systems involving complex data structures and relationships, as typi ed by Geographical Information Systems...
Sonia Berman, R. Southern, A. Vasey, D. Ziskind
DAC
1997
ACM
15 years 11 months ago
Multilevel Hypergraph Partitioning: Application in VLSI Domain
In this paper, we present a new hypergraph partitioning algorithm that is based on the multilevel paradigm. In the multilevel paradigm, a sequence of successively coarser hypergra...
George Karypis, Rajat Aggarwal, Vipin Kumar, Shash...