Sciweavers

5281 search results - page 719 / 1057
» Performance evaluation of software architectures
Sort
View
DAC
2010
ACM
15 years 7 months ago
Instruction cache locking using temporal reuse profile
The performance of most embedded systems is critically dependent on the average memory access latency. Improving the cache hit rate can have significant positive impact on the per...
Yun Liang, Tulika Mitra
ISCA
2007
IEEE
182views Hardware» more  ISCA 2007»
16 years 1 months ago
Configurable isolation: building high availability systems with commodity multi-core processors
High availability is an increasingly important requirement for enterprise systems, often valued more than performance. Systems designed for high availability typically use redunda...
Nidhi Aggarwal, Parthasarathy Ranganathan, Norman ...
ADHOC
2007
135views more  ADHOC 2007»
15 years 6 months ago
Mitigating the gateway bottleneck via transparent cooperative caching in wireless mesh networks
Wireless mesh networks (WMNs) have been proposed to provide cheap, easily deployable and robust Internet access. The dominant Internet-access traffic from clients causes a congest...
Saumitra M. Das, Himabindu Pucha, Y. Charlie Hu
TSE
2008
131views more  TSE 2008»
15 years 6 months ago
Enhancing an Application Server to Support Available Components
Three-tier middleware architecture is commonly used for hosting enterprise-distributed applications. Typically, the application is decomposed into three layers: front end, middle t...
Achmad I. Kistijantoro, Graham Morgan, Santosh K. ...
ICSE
2004
IEEE-ACM
16 years 6 months ago
Skoll: Distributed Continuous Quality Assurance
Quality assurance (QA) tasks, such as testing, profiling, and performance evaluation, have historically been done in-house on developer-generated workloads and regression suites. ...
Atif M. Memon, Adam A. Porter, Cemal Yilmaz, Adith...