Sciweavers

5281 search results - page 695 / 1057
» Performance evaluation of software architectures
Sort
View
ISVLSI
2005
IEEE
115views VLSI» more  ISVLSI 2005»
16 years 11 days ago
High Speed Max-Log-MAP Turbo SISO Decoder Implementation Using Branch Metric Normalization
The authors present a turbo soft-in soft-out (SISO) decoder based on Max-Log maximum a posteriori (ML-MAP) algorithm implemented with sliding window (SW) method. A novel technique...
J. H. Han, Ahmet T. Erdogan, Tughrul Arslan
DBISP2P
2005
Springer
79views Database» more  DBISP2P 2005»
16 years 9 days ago
A Gradient Topology for Master-Slave Replication in Peer-to-Peer Environments
Open peer-to-peer architectures offer many possibilities for replicating database content, but designers have to deal with problems such as peer churn rates and inherent uncertain...
Jan Sacha, Jim Dowling
TGC
2005
Springer
16 years 7 days ago
Engineering Runtime Requirements-Monitoring Systems Using MDA Technologies
The Model-Driven Architecture (MDA) technology toolset includes a language for describing the structure of meta-data, the MOF, and a language for describing consistency properties ...
James Skene, Wolfgang Emmerich
SPAA
2004
ACM
16 years 6 days ago
The potential in energy efficiency of a speculative chip-multiprocessor
While lower supply voltage is effective for energy reduction, it suffers performance loss. To mitigate the loss, we propose to execute only the part, which does not have any influ...
Yuu Tanaka, Toshinori Sato, Takenori Koushiro
ISNN
2004
Springer
16 years 4 days ago
Evolving Flexible Neural Networks Using Ant Programming and PSO Algorithm
A flexible neural network (FNN) is a multilayer feedforward neural network with the characteristics of: (1) overlayer connections; (2) variable activation functions for different...
Yuehui Chen, Bo Yang, Jiwen Dong