Sciweavers

5281 search results - page 415 / 1057
» Performance evaluation of software architectures
Sort
View
DAC
2000
ACM
16 years 7 months ago
Hardware-software co-design of embedded reconfigurable architectures
In this paper we describe a new hardware/software partitioning approach for embedded reconfigurable architectures consisting of a general-purpose processor (CPU), a dynamically re...
Yanbing Li, Tim Callahan, Ervan Darnell, Randolph ...
FPGA
1997
ACM
160views FPGA» more  FPGA 1997»
15 years 11 months ago
Architecture Issues and Solutions for a High-Capacity FPGA
ct High-capacity FPGAs pose device architects with a variety of problems. The most obvious of these problems is interconnect capacity. Others include interconnect performance, cloc...
Steven Trimberger, Khue Duong, Bob Conn
TIFS
2008
142views more  TIFS 2008»
15 years 6 months ago
An FPGA-Based Network Intrusion Detection Architecture
Abstract--Network intrusion detection systems (NIDSs) monitor network traffic for suspicious activity and alert the system or network administrator. With the onset of gigabit netwo...
Abhishek Das, David Nguyen, Joseph Zambreno, Gokha...
AINA
2008
IEEE
16 years 1 months ago
On Constructing High Performance Overlay for Layered Streaming in Heterogeneous Networks
This paper presents the mechanism and evaluation of a Qos-aware Overlay Construction Approach for Layered Streaming, called OCals. The motivation originates from the lack of overl...
Xin Xiao, Yuanchun Shi, Zhijia Chen, Baopeng Zhang
VLDB
2005
ACM
121views Database» more  VLDB 2005»
16 years 11 days ago
Improving Database Performance on Simultaneous Multithreading Processors
Simultaneous multithreading (SMT) allows multiple threads to supply instructions to the instruction pipeline of a superscalar processor. Because threads share processor resources,...
Jingren Zhou, John Cieslewicz, Kenneth A. Ross, Mi...