Sciweavers

5281 search results - page 414 / 1057
» Performance evaluation of software architectures
Sort
View
IPPS
2005
IEEE
16 years 14 days ago
MegaProto: A Low-Power and Compact Cluster for High-Performance Computing
“MegaProto” is a proof-of-concept prototype for our project “Mega-Scale Computing Based on Low-Power Technology and Workload Modeling”, implementing our key idea that a mi...
Hiroshi Nakashima, Hiroshi Nakamura, Mitsuhisa Sat...
ICMCS
2000
IEEE
95views Multimedia» more  ICMCS 2000»
15 years 11 months ago
An Extensible Set-Top-Box Architecture for Interactive and Broadcast Services Offering Sophisticated User Guidance
Currently available Set-Top-Boxes (STBs) are mainly used for digital TV reception. The User Interface (UI) and the UI dialog of such a device usually focus on its technological as...
Frank Lonczewski, Rudolf Jaeger
ISCA
2012
IEEE
243views Hardware» more  ISCA 2012»
13 years 9 months ago
BlockChop: Dynamic squash elimination for hybrid processor architecture
Hybrid processors are HW/SW co-designed processors that leverage blocked-execution, the execution of regions of instructions as atomic blocks, to facilitate aggressive speculative...
Jason Mars, Naveen Kumar
HIPC
1999
Springer
15 years 11 months ago
Process Migration Effects on Memory Performance of Multiprocessor
Abstract. In this work we put into evidence how the memory performance of a WebServer machine may depend on the sharing induced by process migration. We considered a shared-bus sha...
Pierfrancesco Foglia, Roberto Giorgi, Cosimo Anton...
ICPP
1997
IEEE
15 years 11 months ago
How Much Does Network Contention Affect Distributed Shared Memory Performance?
Most of recent research on distributed shared memory (DSM)systems have focused on either careful design of node controllersor cache coherenceprotocols. Whileevaluating these desig...
Donglai Dai, Dhabaleswar K. Panda