Sciweavers

5281 search results - page 363 / 1057
» Performance evaluation of software architectures
Sort
View
VLSID
2006
IEEE
160views VLSI» more  VLSID 2006»
16 years 7 months ago
An Approach to Architectural Enhancement for Embedded Speech Applications
Advances in Human Computer Interaction(HCI) technology has resulted in widespread development of natural language and speech applications. These applications are known to be compu...
Soumyajit Dey, Susmit Biswas, Arijit Mukhopadhyay,...
ISCAS
2005
IEEE
159views Hardware» more  ISCAS 2005»
16 years 12 days ago
A low power FPGA routing architecture
— Significant headway has been made in logic density and performance of FPGAs in the past decade. Power efficiency of FPGA architectures is arguably the next most important crite...
Somsubhra Mondal, Seda Ogrenci Memik
IJPP
2011
105views more  IJPP 2011»
15 years 1 months ago
Correlating Radio Astronomy Signals with Many-Core Hardware
A recent development in radio astronomy is to replace traditional dishes with many small antennas. The signals are combined to form one large, virtual telescope. The enormous data ...
Rob van Nieuwpoort, John W. Romein
IJHPCA
2002
101views more  IJHPCA 2002»
15 years 6 months ago
SCALA: A Performance System For Scalable Computing
Lack of effective performance-evaluation environments is a major barrier to the broader use of high performance computing. Conventional performance environments are based on profi...
Xian-He Sun, Thomas Fahringer, Mario Pantano
ICS
1999
Tsinghua U.
15 years 11 months ago
Improving the performance of speculatively parallel applications on the Hydra CMP
Hydra is a chip multiprocessor (CMP) with integrated support for thread-level speculation. Thread-level speculation provides a way to parallelize sequential programs without the n...
Kunle Olukotun, Lance Hammond, Mark Willey