5281 search results - page 240 / 1057 » Performance evaluation of software architectures |
184
click to vote
SBACPAD
2003
IEEE
15 years 12 months ago
2003
IEEE
This paper presents a theoretical study to evaluate the performance of a family of parallel implementations of the propagation algorithm. The propagation algorithm is used to an i...
175
click to vote
CAL
2006
15 years 6 months ago
2006
This paper evaluates asymmetric cluster chip multiprocessor (ACCMP) architectures as a mechanism to achieve the highest performance for a given power budget. ACCMPs execute serial ...
169
click to vote
3DIC
2009
IEEE
16 years 1 months ago
2009
IEEE
—The physical performance of a 3-Dimensional Network-on-Chip (NoC) mesh architecture employing Through Silicon Vias (TSV) for vertical connectivity is investigated with a cycle-a...
161
click to vote
ICDCSW
2005
IEEE
16 years 7 days ago
2005
IEEE
We have built a router testbed that is connected to the Deter/Emist experimental infrastructure. Our goal is to create a semi-realistic testbed to conduct BGP experiments, measure...
174
click to vote
MSS
2005
IEEE
16 years 6 days ago
2005
IEEE
We present an architecture of a trust framework that can be utilized to intelligently tradeoff between security and performance in a SAN file system. The primary idea is to diffe...