Sciweavers

5281 search results - page 229 / 1057
» Performance evaluation of software architectures
Sort
View
DAC
2010
ACM
15 years 10 months ago
Circuit modeling for practical many-core architecture design exploration
Current tools for computer architecture design lack standard support for multi- and many-core development. We propose using circuit models to describe the multiple processor archi...
Dean Truong, Bevan M. Baas
CGO
2003
IEEE
15 years 12 months ago
Dynamic Trace Selection Using Performance Monitoring Hardware Sampling
Optimizing programs at run-time provides opportunities to apply aggressive optimizations to programs based on information that was not available at compile time. At run time, prog...
Howard Chen, Wei-Chung Hsu, Dong-yuan Chen
APL
1993
ACM
15 years 10 months ago
The Role of APL and J in High-Performance Computation
Although multicomputers are becoming feasible for solving large problems, they are difficult to program: Extraction of parallelism from scalar languages is possible, but limited....
Robert Bernecky
LREC
2010
173views Education» more  LREC 2010»
15 years 8 months ago
LIMA : A Multilingual Framework for Linguistic Analysis and Linguistic Resources Development and Evaluation
The increasing amount of available textual information makes necessary the use of Natural Language Processing (NLP) tools. These tools have to be used on large collections of docu...
Romaric Besançon, Gaël de Chalendar, O...
IPPS
2006
IEEE
16 years 19 days ago
Design flow for optimizing performance in processor systems with on-chip coarse-grain reconfigurable logic
A design flow for processor platforms with on-chip coarse-grain reconfigurable logic is presented. The reconfigurable logic is realized by a 2-Dimensional Array of Processing Elem...
Michalis D. Galanis, Grigoris Dimitroulakos, Const...