Sciweavers

5123 search results - page 155 / 1025
» Performance and Security Tradeoff
Sort
View
ISCA
2009
IEEE
239views Hardware» more  ISCA 2009»
16 years 1 months ago
Scalable high performance main memory system using phase-change memory technology
The memory subsystem accounts for a significant cost and power budget of a computer system. Current DRAM-based main memory systems are starting to hit the power and cost limit. A...
Moinuddin K. Qureshi, Vijayalakshmi Srinivasan, Ju...
USENIX
2004
15 years 7 months ago
Time-based Fairness Improves Performance in Multi-Rate WLANs
The performance seen by individual clients on a wireless local area network (WLAN) is heavily influenced by the manner in which wireless channel capacity is allocated. The popular...
Godfrey Tan, John V. Guttag
CORR
2010
Springer
131views Education» more  CORR 2010»
15 years 6 months ago
Ergodic and Outage Performance of Fading Broadcast Channels with 1-Bit Feedback
In this paper, the ergodic sum-rate and outage probability of a downlink single-antenna channel with K users are analyzed in the presence of Rayleigh flat fading, where limited cha...
Bo Niu, Osvaldo Simeone, Oren Somekh, Alexander M....
COMCOM
2006
67views more  COMCOM 2006»
15 years 6 months ago
Performance analyses of three geography-based location strategies for PCS networks
Although many location schemes have been proposed and analyzed, the tradeoff among the location registration and the call delivery of different schemes and the relative performanc...
Wei Kuang Lai, Nian-Chin Wu
DAC
2012
ACM
13 years 8 months ago
Cache revive: architecting volatile STT-RAM caches for enhanced performance in CMPs
Spin-Transfer Torque RAM (STT-RAM) is an emerging non-volatile memory (NVM) technology that has the potential to replace the conventional on-chip SRAM caches for designing a more ...
Adwait Jog, Asit K. Mishra, Cong Xu, Yuan Xie, Vij...