6709 search results - page 958 / 1342 » Performance Modelling of the Computational Hardware: A Stati... |
161
click to vote
IEEEPACT
2003
IEEE
16 years 3 days ago
2003
IEEE
This paper discusses a register bank assignment problem for a popular network processor--Intel's IXP. Due to limited data paths, the network processor has a restriction that ...
178
click to vote
COMSIS
2007
15 years 6 months ago
2007
Real-time human tracking is very important in surveillance and robot applications. We note that the performance of any human tracking system depends on its accuracy and its ability...
200
click to vote
ICCAD
2009
IEEE
15 years 4 months ago
2009
IEEE
Double patterning lithography (DPL) is a likely resolution enhancement technique for IC production in 32nm and below technology nodes. However, DPL gives rise to two independent, ...
182
click to vote
GECCO
2008
Springer
15 years 8 months ago
2008
Springer
In this work an improvement of an initial approach to design Artificial Neural Networks to forecast Time Series is tackled, and the automatic process to design Artificial Neural N...
192
click to vote
DAC
2000
ACM
16 years 7 months ago
2000
ACM
The Esprit/OMI-COSY project defines transaction-levels to set-up the exchange of IP's in separating function from architecture and body-behavior from proprietary interfaces. ...