Sciweavers

6709 search results - page 1014 / 1342
» Performance Modelling of the Computational Hardware: A Stati...
Sort
View
DAC
2000
ACM
16 years 7 months ago
Hardware-software co-design of embedded reconfigurable architectures
In this paper we describe a new hardware/software partitioning approach for embedded reconfigurable architectures consisting of a general-purpose processor (CPU), a dynamically re...
Yanbing Li, Tim Callahan, Ervan Darnell, Randolph ...
DAC
2004
ACM
16 years 7 months ago
Architecture-level synthesis for automatic interconnect pipelining
For multi-gigahertz synchronous designs in nanometer technologies, multiple clock cycles are needed to cross the global interconnects, thus making it necessary to have pipelined g...
Jason Cong, Yiping Fan, Zhiru Zhang
VISUALIZATION
1999
IEEE
15 years 11 months ago
A Distributed Graphics System for Large Tiled Displays
Recent interest in large displays has led to renewed development of tiled displays, which are comprised of several individual displays arranged in an array and used as one large l...
Greg Humphreys, Pat Hanrahan
APVIS
2007
15 years 8 months ago
Adaptive sampling in three dimensions for volume rendering on GPUs
Direct volume rendering of large volumetric data sets on programmable graphics hardware is often limited by the amount of available graphics memory and the bandwidth from main mem...
Martin Kraus, Magnus Strengert, Thomas Klein, Thom...
DSE
1998
80views more  DSE 1998»
15 years 6 months ago
The Voltan application programming environment for fail-silent processes
The Voltan software library for building distributed applications provides the support for (i) a processpair to act as single Voltan self-checking ‘fail-silent’ process; and (...
Dave Black, C. Low, Santosh K. Shrivastava
« Prev « First page 1014 / 1342 Last » Next »