5564 search results - page 621 / 1113 » Performance Modeling of HPC Applications |
207
click to vote
FPGA
2008
ACM
15 years 8 months ago
2008
ACM
The currently accepted method of accelerating applications in FPGA soft processor systems is to design a custom hardware accelerator. This paper suggests the alternative approach ...
151
click to vote
3DOR
2010
15 years 1 months ago
2010
This paper is a report on the 3D Shape Retrieval Constest 2010 (SHREC'10) track on large scale retrieval. This benchmark allows evaluating how wel retrieval algorithms scale ...
279
click to vote
ECCTD
2011
14 years 6 months ago
2011
⎯ Technology scaling is in the era where the chip performance is constrained by its power dissipation. Although the power limits vary with the application domain, they dictate th...
230
click to vote
SIGMETRICS
1996
ACM
15 years 11 months ago
1996
ACM
This paper describes Embra, a simulator for the processors, caches, and memory systems of uniprocessors and cache-coherent multiprocessors. When running as part of the SimOS simul...
173
click to vote
CODES
2005
IEEE
16 years 14 days ago
2005
IEEE
Design of programmable processors and embedded applications requires instruction-set simulators for early exploration and validation of candidate architectures. Interpretive simul...