1337 search results - page 170 / 268 » Performance Evaluation of a Parallel Simulation Environment |
133
click to vote
DATE
2009
IEEE
16 years 1 months ago
2009
IEEE
This paper presents a novel technique for the modeling, simulation, and analysis of real-time applications on MultiProcessor Systems-on-Chip (MPSoCs). This technique is based on a...
120
click to vote
ISCAS
2007
IEEE
16 years 17 days ago
2007
IEEE
Abstract— Parallel time-interleaved analog-to-digital converters (TIADCs) are an attractive architecture to realize low-power and high-speed data conversion. As a drawback of suc...
173
click to vote
ISCA
1993
IEEE
15 years 10 months ago
1993
IEEE
Parallel programs that use critical sections and are executed on a shared-memory multiprocessor with a writeinvalidate protocol result in invalidation actions that could be elimin...
207
click to vote
SECON
2010
IEEE
15 years 4 months ago
2010
IEEE
Throughput maximization is a key challenge in cognitive radio ad hoc networks, where the availability of local spectrum resources may change from time to time and hopby-hop. To ach...
126
click to vote
IPPS
2007
IEEE
16 years 17 days ago
2007
IEEE
The advent of the Beowulf cluster in 1994 provided dedicated compute cycles, i.e., supercomputing for the masses, as a cost-effective alternative to large supercomputers, i.e., su...