Sciweavers

8315 search results - page 138 / 1663
» Performance Evaluation for Global Computation
Sort
View
189
Voted
IEEEPACT
2000
IEEE
15 years 11 months ago
Global Register Partitioning
Modern computers have taken advantage of the instruction-level parallelism (ILP) available in programs with advances in both architecture and compiler design. Unfortunately, large...
Jason Hiser, Steve Carr, Philip H. Sweany
DAC
2004
ACM
16 years 7 months ago
Statistical timing analysis in sequential circuit for on-chip global interconnect pipelining
With deep-sub-micron (DSM) technology, statistical timing analysis becomes increasingly crucial to characterize signal transmission over global interconnect wires. In this paper, ...
Lizheng Zhang, Yuhen Hu, Charlie Chung-Ping Chen
ASPDAC
2005
ACM
100views Hardware» more  ASPDAC 2005»
15 years 8 months ago
Microarchitecture evaluation with floorplanning and interconnect pipelining
— As microprocessor technology continues to scale into the nanometer regime, recent studies show that interconnect delay will be a limiting factor for performance, and multiple c...
Ashok Jagannathan, Hannah Honghua Yang, Kris Konig...
ASPDAC
2006
ACM
118views Hardware» more  ASPDAC 2006»
16 years 17 days ago
A probabilistic analysis of pipelined global interconnect under process variations
— The main thesis of this paper is to perform a reliability based performance analysis for a shared latch inserted global interconnect under uncertainty. We first put forward a ...
Navneeth Kankani, Vineet Agarwal, Janet Meiling Wa...
GECCO
2006
Springer
175views Optimization» more  GECCO 2006»
15 years 10 months ago
A comparative study of differential evolution variants for global optimization
In this paper, we present an empirical comparison of some Differential Evolution variants to solve global optimization problems. The aim is to identify which one of them is more s...
Efrén Mezura-Montes, Jesús Vel&aacut...