Sciweavers

13593 search results - page 2381 / 2719
» Performance Analysis of MD5
Sort
View
ICCAD
2002
IEEE
141views Hardware» more  ICCAD 2002»
16 years 3 months ago
A hierarchical modeling framework for on-chip communication architectures
— The communication sub-system of complex IC systems is increasingly critical for achieving system performance. Given this, it is important that the on-chip communication archite...
Xinping Zhu, Sharad Malik
CGO
2010
IEEE
16 years 1 months ago
Linear scan register allocation on SSA form
The linear scan algorithm for register allocation provides a good register assignment with a low compilation overhead and is thus frequently used for just-in-time compilers. Altho...
Christian Wimmer, Michael Franz
ASPLOS
2010
ACM
16 years 1 months ago
Analyzing multicore dumps to facilitate concurrency bug reproduction
Debugging concurrent programs is difficult. This is primarily because the inherent non-determinism that arises because of scheduler interleavings makes it hard to easily reproduc...
Dasarath Weeratunge, Xiangyu Zhang, Suresh Jaganna...
ACSAC
2009
IEEE
16 years 1 months ago
Scalable Web Content Attestation
—The web is a primary means of information sharing for most organizations and people. Currently, a recipient of web content knows nothing about the environment in which that info...
Thomas Moyer, Kevin R. B. Butler, Joshua Schiffman...
AOSD
2009
ACM
16 years 1 months ago
Dependent advice: a general approach to optimizing history-based aspects
Many aspects for runtime monitoring are history-based: they contain pieces of advice that execute conditionally, based on the observed execution history. History-based aspects are...
Eric Bodden, Feng Chen, Grigore Rosu
« Prev « First page 2381 / 2719 Last » Next »