Sciweavers

5799 search results - page 665 / 1160
» Patterns Generate Architectures
Sort
View
FCCM
1998
IEEE
119views VLSI» more  FCCM 1998»
15 years 11 months ago
Specifying and Compiling Applications for RaPiD
E cient, deeply pipelined implementations exist for a wide variety of important computation-intensive applications, and many special-purpose hardware machines have been built that...
Darren C. Cronquist, Paul Franklin, Stefan G. Berg...
ICCAD
1998
IEEE
120views Hardware» more  ICCAD 1998»
15 years 11 months ago
Communication synthesis for distributed embedded systems
Designers of distributed embedded systems face many challenges in determining the appropriate tradeoffs to make when defining a system architecture or retargeting an existing desi...
Ross B. Ortega, Gaetano Borriello
LCTRTS
1999
Springer
15 years 11 months ago
Effective Exploitation of a Zero Overhead Loop Buffer
A Zero Overhead Loop Buffer (ZOLB) is an architectural feature that is commonly found in DSP processors. This buffer can be viewed as a compiler managed cache that contains a sequ...
Gang-Ryung Uh, Yuhong Wang, David B. Whalley, Sanj...
ISORC
1998
IEEE
15 years 11 months ago
An Approach to Distributed Component-Based Real-Time Application Software Development
Component-based software development would allow application software be largely constructed, rather than programmed. This approach would dramatically improve the productivity of ...
Stephen S. Yau, Bing Xia
ASPDAC
1998
ACM
81views Hardware» more  ASPDAC 1998»
15 years 11 months ago
A Heuristic Algorithm to Design AND-OR-EXOR Three-Level Networks
—An AND-OR-EXOR network, where the output EXOR gate has only two inputs, is one of the simplest three-level architecture. This network realizes an EXOR of two sum-of-products exp...
Debatosh Debnath, Tsutomu Sasao