Sciweavers

5799 search results - page 625 / 1160
» Patterns Generate Architectures
Sort
View
KIVS
2005
Springer
16 years 21 days ago
The FOKUS Open SIP AS - A Service Platform for NGN
: Evolutionary, a Next Generation Network (NGN) is a significant improvement of a successfully existing network. The third Generation Partnership Project (3GPP) aimed to merge two ...
Elmar Fasel, Karsten Knuettel, Thomas Magedanz
EMSOFT
2004
Springer
16 years 18 days ago
Towards direct execution of esterel programs on reactive processors
Esterel is a system-level language for the modelling, verification and synthesis of control dominated (reactive) embedded systems. Existing Esterel compilers generate intermediat...
Partha S. Roop, Zoran A. Salcic, M. W. Sajeewa Day...
SAMOS
2004
Springer
16 years 16 days ago
High-Speed Event-Driven RTL Compiled Simulation
In this paper we present a new approach for generating high-speed optimized event-driven register transfer level (RTL) compiled simulators. The generation of the simulators is part...
Alexey Kupriyanov, Frank Hannig, Jürgen Teich
EMSOFT
2001
Springer
15 years 11 months ago
Compiler Optimizations for Adaptive EPIC Processors
Abstract. Advances in VLSI technology have lead to a tremendous increase in the density and number of devices that can be manufactured in a single microchip. One of the interesting...
Krishna V. Palem, Surendranath Talla, Weng-Fai Won...
DAC
2000
ACM
15 years 11 months ago
Macro-driven circuit design methodology for high-performance datapaths
Datapath design is one of the most critical elements in the design of a high performance microprocessor. However datapath design is typically done manually, and is often custom st...
Mahadevamurty Nemani, Vivek Tiwari