Sciweavers

5799 search results - page 623 / 1160
» Patterns Generate Architectures
Sort
View
SAC
2009
ACM
16 years 2 months ago
Celling SHIM: compiling deterministic concurrency to a heterogeneous multicore
Parallel architectures are the way of the future, but are notoriously difficult to program. In addition to the low-level constructs they often present (e.g., locks, DMA, and non-...
Nalini Vasudevan, Stephen A. Edwards
DATE
2009
IEEE
76views Hardware» more  DATE 2009»
16 years 2 months ago
LFSR-based test-data compression with self-stoppable seeds
—The main disadvantage of LFSR-based compression is that it should be usually combined with a constrained ATPG process, and, as a result, it cannot be effectively applied to IP c...
M. Koutsoupia, Emmanouil Kalligeros, Xrysovalantis...
DATE
2008
IEEE
106views Hardware» more  DATE 2008»
16 years 1 months ago
Retargetable Code Optimization for Predicated Execution
Retargetable C compilers are key components of today’s embedded processor design platforms for quickly obtaining compiler support and performing early processor architecture exp...
Manuel Hohenauer, Felix Engel, Rainer Leupers, Ger...
EDOC
2008
IEEE
16 years 1 months ago
MDD4SOA: Model-Driven Service Orchestration
Service-Oriented Architectures (SOAs) have become an important cornerstone of the development of enterprise-scale software applications. Although a range of domain-specific langua...
Philip Mayer, Andreas Schroeder, Nora Koch
ARITH
2007
IEEE
16 years 1 months ago
A New Family of High.Performance Parallel Decimal Multipliers
This paper introduces two novel architectures for parallel decimal multipliers. Our multipliers are based on a new algorithm for decimal carry–save multioperand addition that us...
Álvaro Vázquez, Elisardo Antelo, Pao...