Sciweavers

5799 search results - page 571 / 1160
» Patterns Generate Architectures
Sort
View
211
Voted
SBACPAD
2005
IEEE
110views Hardware» more  SBACPAD 2005»
16 years 26 days ago
Portable checkpointing and communication for BSP applications on dynamic heterogeneous Grid environments
Executing long-running parallel applications in Opportunistic Grid environments composed of heterogeneous, shared user workstations, is a daunting task. Machines may fail, become ...
Raphael Y. de Camargo, Fabio Kon, Alfredo Goldman
DILS
2005
Springer
16 years 25 days ago
Cluster Based Integration of Heterogeneous Biological Databases Using the AutoMed Toolkit
This paper presents an extensible architecture that can be used to support the integration of heterogeneous biological data sets. In our architecture, a clustering approach has bee...
Michael Maibaum, Lucas Zamboulis, Galia Rimon, Chr...
183
Voted
IEEEPACT
2003
IEEE
16 years 17 days ago
Picking Statistically Valid and Early Simulation Points
Modern architecture research relies heavily on detailed pipeline simulation. Simulating the full execution of an industry standard benchmark can take weeks to months to complete. ...
Erez Perelman, Greg Hamerly, Brad Calder
PLDI
2003
ACM
16 years 16 days ago
Region-based hierarchical operation partitioning for multicluster processors
Clustered architectures are a solution to the bottleneck of centralized register files in superscalar and VLIW processors. The main challenge associated with clustered architectu...
Michael L. Chu, Kevin Fan, Scott A. Mahlke
208
Voted
SBCCI
2003
ACM
213views VLSI» more  SBCCI 2003»
16 years 16 days ago
Algorithms and Tools for Network on Chip Based System Design
Network on Chip (NoC) is a new paradigm for designing core based System on Chips. It supports high degree of reusability and is scalable. In this paper, an efficient Two-Step Gene...
Tang Lei, Shashi Kumar