Sciweavers

5799 search results - page 539 / 1160
» Patterns Generate Architectures
Sort
View
ISCA
2008
IEEE
113views Hardware» more  ISCA 2008»
16 years 1 months ago
Running a Quantum Circuit at the Speed of Data
We analyze circuits for a number of kernels from popular quantum computing applications, characterizing the hardware resources necessary to take ancilla preparation off the critic...
Nemanja Isailovic, Mark Whitney, Yatish Patel, Joh...
IJCNN
2006
IEEE
16 years 1 months ago
An Integrated Soft Computing Approach for Predicting Biological Activity of Potential HIV-1 Protease Inhibitors
Abstract— Using a neural network-fuzzy logic-genetic algorithm approach we generate an optimal predictor for biological activities of HIV-1 protease potential inhibitory compound...
Razvan Andonie, Levente Fabry-Asztalos, Sarah Abdu...
TAICPART
2006
IEEE
134views Education» more  TAICPART 2006»
16 years 1 months ago
Integration Testing of Components Guided by Incremental State Machine Learning
The design of complex systems, e.g., telecom services, is nowadays usually based on the integration of components (COTS), loosely coupled in distributed architectures. When compon...
Keqin Li 0002, Roland Groz, Muzammil Shahbaz
FPL
2005
Springer
110views Hardware» more  FPL 2005»
16 years 29 days ago
CUSTARD - A Customisable Threaded FPGA Soft Processor and Tools
Abstract. We propose CUSTARD — CUStomisable Threaded ARchitecture — a soft processor design space that combines support for multiple hardware threads and automatically generate...
Robert G. Dimond, Oskar Mencer, Wayne Luk
ISCAS
2003
IEEE
147views Hardware» more  ISCAS 2003»
16 years 21 days ago
Parameterized and low power DSP core for embedded systems
Conventional ASIC designs are hard to be customized. Therefore DSP core-based ASIC design has potentially large payoff. This approach not only supports improved performance but al...
Ya-Lan Tsao, Ming Hsuan Tan, Jun-Xian Teng, Shyh-J...