Sciweavers

5799 search results - page 469 / 1160
» Patterns Generate Architectures
Sort
View
ITC
2003
IEEE
158views Hardware» more  ITC 2003»
16 years 3 days ago
Extraction Error Diagnosis and Correction in High-Performance Designs
Test model generation is crucial in the test generation process of a high-performance design targeted for large volume production. A key process in test model generation requires ...
Yu-Shen Yang, Jiang Brandon Liu, Paul J. Thadikara...
3DIC
2009
IEEE
146views Hardware» more  3DIC 2009»
16 years 1 months ago
A routerless system level interconnection network for 3D integrated systems
- This paper describes a new architectural paradigm for fully connected, single-hop system level interconnection networks. The architecture is scalable enough to meet the needs of ...
Kelli Ireland, Donald M. Chiarulli, Steven P. Levi...
FPL
2005
Springer
89views Hardware» more  FPL 2005»
16 years 10 days ago
Automatic Creation of Domain-Specific Reconfigurable CPLDs for SoC
Many System-on-a-Chip devices would benefit from the inclusion of reprogrammable logic on the silicon die, as it can add general computing ability, provide run-time reconfigurabil...
Mark Holland, Scott Hauck
COMSWARE
2007
IEEE
16 years 1 months ago
Competition between SOM Clusters to Model User Authentication System in Computer Networks
—Traditional authentication systems employed on Internet are facing an acute problem of intrusions. In this context we propose a neural architecture for user authentication throu...
Shrijit S. Joshi, Vir V. Phoha
POLICY
2007
Springer
16 years 28 days ago
Specifying and Enforcing High-Level Semantic Obligation Policies
Obligation Policies specify management actions that must be performed when a particular kind of event occurs and certain conditions are satisfied. Large scale distributed systems...
Zhen Liu, Anand Ranganathan, Anton Riabov