Sciweavers

5799 search results - page 438 / 1160
» Patterns Generate Architectures
Sort
View
ECUMN
2004
Springer
15 years 10 months ago
A Flow-Through Workflow Control Scheme for BGP/MPLS VPN Service Provision
In a competitive telecommunications marketplace, operators must provide customers with rapid access to both new and traditional service offerings. Market share is developed through...
Daniel Won-Kyu Hong, Choong Seon Hong
ACMACE
2005
ACM
15 years 8 months ago
AI middleware as means for improving gameplay
Current commercial AI middleware are still far from being a generic and flexible tool for developing computer games. Also the literature lacks proposals in this field. In this w...
Börje Karlsson, Bruno Feijó
IPPS
2007
IEEE
16 years 1 months ago
A Study of Design Efficiency with a High-Level Language for FPGAs
Over the years reconfigurable computing devices such as FPGAs have evolved from gate-level glue logic to complex reprogrammable processing architectures. However, the tools used f...
Zain-ul-Abdin, Bertil Svensson
DATE
2004
IEEE
146views Hardware» more  DATE 2004»
15 years 10 months ago
Analyzing On-Chip Communication in a MPSoC Environment
This work focuses on communication architecture analysis for multi-processor Systems-on-Chips (MPSoCs), and it leverages a SystemC-based platform to simulate a complete multi-proc...
Mirko Loghi, Federico Angiolini, Davide Bertozzi, ...
APCSAC
2001
IEEE
15 years 10 months ago
High-Performance Extendable Instruction Set Computing
In this paper, a new architecture called the extendable instruction set computer (EISC) is introduced that addresses the issues of memory size and performance in embedded micropro...
Heui Lee, Paul Becket, Bill Appelbe