Sciweavers

5799 search results - page 385 / 1160
» Patterns Generate Architectures
Sort
View
PDP
2003
IEEE
15 years 12 months ago
On Using ZENTURIO for Performance and Parameter Studies on Cluster and Grid Architectures
Over the last decade, a dramatic increase has been observed in the need for generating and organising data in the course of large parameter studies, performance analysis, and soft...
Radu Prodan, Thomas Fahringer, Michael Geissler, G...
160
Voted
WETICE
2003
IEEE
15 years 12 months ago
A Network Worm Vaccine Architecture
The ability of worms to spread at rates that effectively preclude human-directed reaction has elevated them to a first-class security threat to distributed systems. We present th...
Stelios Sidiroglou, Angelos D. Keromytis
HICSS
1994
IEEE
106views Biometrics» more  HICSS 1994»
15 years 10 months ago
Trace-Driven Simulation of Decoupled Architectures
The development of accurate trace-driven simulation models has become a key activity in the design of new high-performance computer systems. Tracedriven simulation is fast) enabli...
Sathiamoorthy Manoharan, Nigel P. Topham, A. W. R....
CCGRID
2004
IEEE
15 years 10 months ago
The virtual resource manager: an architecture for SLA-aware resource management
The next generation Grid will demand the Grid middleware to provide flexibility, transparency, and reliability. This implies the appliance of service level agreements to guarantee...
Lars-Olof Burchard, Matthias Hovestadt, Odej Kao, ...
ASAP
2006
IEEE
138views Hardware» more  ASAP 2006»
15 years 10 months ago
Configurable, High Throughput, Irregular LDPC Decoder Architecture: Tradeoff Analysis and Implementation
Low Density Parity Check (LDPC) codes are one of the best error correcting codes that enable the future generations of wireless devices to achieve higher data rates. This paper pr...
Marjan Karkooti, Predrag Radosavljevic, Joseph R. ...