7092 search results - page 1099 / 1419 » Parallelizing constraint programs |
150
Voted
PVM
2009
Springer
16 years 1 months ago
2009
Springer
Petascale machines with close to a million processors will soon be available. Although MPI is the dominant programming model today, some researchers and users wonder (and perhaps e...
183
click to vote
ASPDAC
2009
ACM
16 years 1 months ago
2009
ACM
— Multiprocessors on a chip are the reality of these days. Semiconductor industry has recognized this approach as the most efficient in order to exploit chip resources, but the ...
187
click to vote
ICPP
2008
IEEE
16 years 1 months ago
2008
IEEE
On systems with multi-core processors, the memory access scheduling scheme plays an important role not only in utilizing the limited memory bandwidth but also in balancing the pro...
184
click to vote
ICPP
2008
IEEE
16 years 1 months ago
2008
IEEE
—We address the recently recognized privatization problem in software transactional memory (STM) runtimes, and introduce the notion of partially visible reads (PVRs) to heuristic...
181
Voted
IEEEPACT
2008
IEEE
16 years 1 months ago
2008
IEEE
The memory access limits the performance of stream processors. By exploiting the reuse of data held in the Stream Register File (SRF), an on-chip storage, the number of memory acc...