7092 search results - page 1091 / 1419 » Parallelizing constraint programs |
210
click to vote
HPCA
2011
IEEE
14 years 10 months ago
2011
IEEE
Future CMPs will combine many simple cores with deep cache hierarchies. With more cores, cache resources per core are fewer, and must be shared carefully to avoid poor utilization...
203
click to vote
SPAA
2012
ACM
13 years 9 months ago
2012
ACM
hyperobjects (reducers) provide a linguistic abstraction for dynamic multithreading that allows different branches of a parallel program to maintain coordinated local views of the...
185
click to vote
CVPR
2007
IEEE
16 years 8 months ago
2007
IEEE
We propose a novel MRF-based model for deformable image matching (also known as registration). The deformation is described by a field of discrete variables, representing displace...
198
click to vote
DAC
2006
ACM
16 years 7 months ago
2006
ACM
Field programmable dual-Vdd interconnects are effective to reduce FPGA power. Assuming uniform length interconnects, existing work has developed time slack budgeting to minimize p...
204
click to vote
SIGSOFT
2003
ACM
16 years 7 months ago
2003
ACM
Memory corruption errors lead to non-deterministic, elusive crashes. This paper describes ARCHER (ARray CHeckER) a static, effective memory access checker. ARCHER uses path-sensit...