Sciweavers

5802 search results - page 832 / 1161
» Parallelizing Feature Selection
Sort
View
ASIACRYPT
2001
Springer
15 years 11 months ago
A Compact Rijndael Hardware Architecture with S-Box Optimization
Compact and high-speed hardware architectures and logic optimization methods for the AES algorithm Rijndael are described. Encryption and decryption data paths are combined and all...
Akashi Satoh, Sumio Morioka, Kohji Takano, Seiji M...
IFL
2001
Springer
15 years 11 months ago
Sized Types for Typing Eden Skeletons
The parallel-functional language Eden extends Haskell with constructs to explicitly define and communicate processes. These extensions allow the easy definition of skeletons as h...
Ricardo Pena, Clara Segura
OOPSLA
2001
Springer
15 years 11 months ago
Modular Mixin-Based Inheritance for Application Frameworks
Mixin modules are proposed as an extension of a class-based programming language. Mixin modules combine parallel extension of classes, including extension of the self types for th...
Dominic Duggan, Ching-Ching Techaubol
155
Voted
ROBOCUP
2001
Springer
75views Robotics» more  ROBOCUP 2001»
15 years 11 months ago
A Modular Hierarchical Behavior-Based Architecture
Abstract. This paper describes a highly modular hierarchical behaviorbased control system for robots. Key features of the architecture include: easy addition/removal of behaviors, ...
Scott Lenser, James Bruce, Manuela M. Veloso
EH
1999
IEEE
122views Hardware» more  EH 1999»
15 years 11 months ago
The MorphoSys Dynamically Reconfigurable System-on-Chip
MorphoSys is a system-on-chip which combines a RISC processor with an array of reconfigurable cells. The important features of MorphoSys are coarse-grain granularity, dynamic reco...
Guangming Lu, Hartej Singh, Ming-Hau Lee, Nader Ba...