Sciweavers

7456 search results - page 1092 / 1492
» Parallelism in Logic Programming
Sort
View
ISCAPDCS
2001
15 years 8 months ago
Performance Evaluation of a Non-Blocking Multithreaded Architecture for Embedded, Real-Time and DSP Applications
This paper presents the evaluation of a non-blocking, decoupled memory/execution, multithreaded architecture known as the Scheduled Dataflow (SDF). The major recent trend in digit...
Krishna M. Kavi, Joseph Arul, Roberto Giorgi
156
Voted
ACTA
2004
86views more  ACTA 2004»
15 years 6 months ago
Specification transformers: a predicate transformer approach to composition
Abstract. This paper explores theories that help in (i) proving that a system composed from components satisfies a system specification given only specifications of components and ...
Michel Charpentier, K. Mani Chandy
JUCS
2000
120views more  JUCS 2000»
15 years 6 months ago
Compiler Generated Multithreading to Alleviate Memory Latency
: Since the era of vector and pipelined computing, the computational speed is limited by the memory access time. Faster caches and more cache levels are used to bridge the growing ...
Kristof Beyls, Erik H. D'Hollander
ACSD
2010
IEEE
215views Hardware» more  ACSD 2010»
15 years 4 months ago
A Formal Semantics of Clock Refinement in Imperative Synchronous Languages
The synchronous model of computation divides the execution of a program into an infinite sequence of socalled macro steps, which are further divided into finitely many micro steps....
Mike Gemunde, Jens Brandt, Klaus Schneider
GI
2009
Springer
15 years 4 months ago
Implementation of an effective non-bonded interactions kernel for biomolecular simulations on the Cell processor
Abstract: In biomolecular simulations intensive computations are spent in nonbonded interactions kernels, i.e., electrostatic interactions. Therefore this part can be considered as...
Horacio Emilio Pérez Sánchez, Wolfga...
« Prev « First page 1092 / 1492 Last » Next »